ECE 106L Placement Routing & Power Estimation Lab

The Lab sessions will be synchronized with the relevant topics covered in ECE 106:

The Physical Implementation Flow, Place and Route, Parasitic extraction, Design Timing Reports, Power Analysis, and the full layout of the Integrated Chip (IC)

The given lab sessions will be using advanced electronic design automation (EDA) software to create the different testbenches needed.